Senior DFT Engineer

How To Apply

• Register your profile on site on Jobseeker -> Register Online Page.
• Submit the copy of your resume by depositing a copy of your resume on site.
• Browse through available job listings and apply for role which you are suitable for.
• An email with containing a link to your resume will be sent to the organisation for processing.
• Recruiter / headhunter will contact and update you on the application status.

What To Expect

• The employer may request for an interview. Make sure your interview availability is set.
• The employer may request for more information about yourself.
• The employer may offer you another role suited for you.

* Will not disclose your profile/personal information unless with permission from our candidate/s to potential employers for shortlisting purposes otherwise all profiles data will be kept private and confidential.

Description

Position To Hire : Senior DFT Engineer - Gigabit Transceiver

Singapore Office, Basic : >5k, with AWS and VB - Perm role. Local Singaporeans priority, foreigners welcome to apply.

To apply, register onsite at www.cushiejobs.com, submit in the copy of your resume and photo, will revert to you soonest for a discussion of the role. Thank you.

World's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. Our All Programmable devices underpin today's most advanced electronics.

Among the broad range of end markets we serve are:

Aerospace/Defense

Automotive

Broadcast

Consumer

High Performance Computing

Industrial / Scientific / Medical (ISM)

Wired

Wireless

The incumbent has an exciting opportunity to join the verification team to work on state of art embedded 56 Gbps SERDES technology in 7nm process, whose key responsibilities include but are not limited to:

Working closely with IC Design during pre-silicon verification (chip level verification) and post silicon validation

Developing high coverage functional BIST patterns, built in FPGA fabric, to test the embedded SERDES

Fault Grade and analyse functional BIST patterns to ensure highest quality.

Working with Product Engineer to address Yield, Design & Quality issues during New Product Introduction phase and also to address any post production issues

Building or contributing to a scalable pattern development methodology to efficiently test highly configurable embedded SERDES

Balancing Test Time with quality to meet product requirements

Defining DFT requirements for next generation SERDES to improve test coverage or time

• The successful incumbent should possess the following attributes:
  
• A Bachelor Degree in Electrical and Electronics Engineering
  
• 5 years of relevant experience working on design and functional verification.
• Fluency in writing synthesizable RTL
  
• Familiar with Analog front-end logic and/or high speed digital circuit
  
• Experience with FPGA design flow and timing closure
  
• Experience with High Speed Giga Bit Transceivers (GT) is highly desirable.
  
• Experience with post-silicon debug is a plus
  
• Good communication skills, works well in a group environment that spans across continents
• Experience in Linux environment and writing/using scripting languages such as Perl, Tcl, etc
  

Keen to apply for this role?

Please email a copy of your resume, photo, reasons for leaving, details of your current/ last drawn and expected salary to : socrates3142@gmail.com

Regret to notify that only shortlisted candidates will proceed for the interview and will be contacted by our recruiters for the arrangement for the interview. 

Thank you.